

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office

dress:	COMMISSIONER FOR PATENTS
	P.O. Box 1450
	Alexandria, Virginia 22313-1450
	www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
09/845,329	05/01/2001	Martin Martin San Juan	550-228	2248	
75	90 12/13/2004		EXAMINER		
	NDERHYE P.C.	CHO, HONG SOL			
1100 North Gle Arlington, VA	be Road, 8th Floor 22201-4714		ART UNIT PAPER NUMBER		
rumgion, vii			2662		
			DATE MAILED: 12/13/200	4	

Please find below and/or attached an Office communication concerning this application or proceeding.

			- (- A X				
	Application No.	Applicant(s)	u				
	09/845,329	SAN JUAN, MARTI	N MARTIN				
Office Action Summary	Examiner	Art Unit					
	Hong Cho	2662					
The MAILING DATE of this communication Period for Reply	appears on the cover sheet	with the correspondence add	lress				
A SHORTENED STATUTORY PERIOD FOR RE THE MAILING DATE OF THIS COMMUNICATIO - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a - If NO period for reply is specified above, the maximum statutory per - Failure to reply within the set or extended period for reply will, by state of the provided by the Office later than three months after the meanned patent term adjustment. See 37 CFR 1.704(b).	N. R 1.136(a). In no event, however, may a reply within the statutory minimum of the riod will apply and will expire SIX (6) MC atute, cause the application to become a	a reply be timely filed nirty (30) days will be considered timely. DNTHS from the mailing date of this con ABANDONED (35 U.S.C. § 133).					
Status							
1) Responsive to communication(s) filed on _							
·	This action is non-final.						
3) Since this application is in condition for allo	,—						
Disposition of Claims							
4) ⊠ Claim(s) 1-11 is/are pending in the applicate 4a) Of the above claim(s) is/are without 5) □ Claim(s) is/are allowed. 6) ⊠ Claim(s) 1.2 and 11 is/are rejected. 7) ⊠ Claim(s) 3-10 is/are objected to. 8) □ Claim(s) are subject to restriction and	drawn from consideration.						
Application Papers							
9)☐ The specification is objected to by the Exam	niner.						
10)⊠ The drawing(s) filed on <u>05-01-2001</u> is/are: a	0)⊠ The drawing(s) filed on <u>05-01-2001</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.						
Applicant may not request that any objection to	the drawing(s) be held in abey	ance. See 37 CFR 1.85(a).					
Replacement drawing sheet(s) including the corn 11) The oath or declaration is objected to by the	•	- · · · · · · · · · · · · · · · · · · ·	• •				
Priority under 35 U.S.C. § 119							
12) Acknowledgment is made of a claim for fore a) All b) Some * c) None of: 1. Certified copies of the priority documents. Certified copies of the priority documents. Copies of the certified copies of the papplication from the International Bures * See the attached detailed Office action for a	ents have been received. ents have been received in priority documents have been reau (PCT Rule 17.2(a)).	Application No en received in this National S	Stage				
Attachment(s)							
1) Notice of References Cited (PTO-892)		Summary (PTO-413)					
 Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/Paper No(s)/Mail Date <u>05012001</u>. 		o(s)/Mail Date f Informal Patent Application (PTO- 	152)				

Application/Control Number: 09/845,329 Page 2

Art Unit: 2662

DETAILED ACTION

Claim Rejections - 35 USC § 102

- 1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102(b) that form the basis for the rejections under this section made in this Office action:
 - (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1, 2, and 11 are rejected under 35 U.S.C. 102(b) as being unpatentable over Rabe et al (U.S 5717873), hereinafter referred to as Rabe.

Re claims 1 and 11, Rabe discloses transferring data in a computer system utilizing multiple buses and a bridge circuit of a system input/output (SIO) circuit for controlling and accomplishing the transfer of data among the CPU, main memory, and the PCI bus (a slave interface mechanism associated with each slave logic unit in said subset and comprising switching logic arranged to connect either the first bus or the second bus to the corresponding salve logic unit to enable either the first transfer request or the second transfer request to be routed to that slave logic unit, column 4, lines 31-33). Rabe discloses a bridge circuit for joining a bus master (a first master logic unit) to a PCI bus (a first bus) adapted to carry information to various components of the system (a first bus for coupling a first master logic unit with a plurality of slave logic units to enable the first master logic unit to issue a first transfer request to any of said slave logic units,

Art Unit: 2662

column 4, lines 9-13). A bus master is a component of originating and controlling the transfer of data such as a direct memory access (DMA) unit (column 1, line 67 to column 2, line 2). Rabe discloses a bridge circuit granting a bus master (a second master logic unit) to access the secondary bus (a second bus) (a second bus for coupling a second master logic unit with a subset of said plurality of slave logic units to enable the second master logic unit to issue a second transfer request to any of the slave logic units in said subset, column 3, lines 2-5).

Re claim 2, Rabe discloses an arbitration arrangement to overcome the deadlock condition in which a PCI bus master wants to write to a device on the ISA bus while an ISA bus master has gained access to the ISA bus to read from main memory by letting an ISA bus master complete the read operation first (a slave interface mechanism comprising an arbitration control unit for applying predetermined criteria to control the routing of the first and second transfer requests to the corresponding slave logic unit in the event that the slave logic unit is already processing one of the transfer requests when the other transfer request is issued to the slave logic unit, column 7, line 40 to column 9, line 20).

Allowable Subject Matter

- 3. Claims 3-10 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
 - The following is an examiner's statement of reasons for allowance:

Application/Control Number: 09/845,329

Art Unit: 2662

4. Claims 3-10 are allowable over the prior art of record since the cited references taken individually or in combination fails to particularly disclose requesting burst data transfer comprising a non-sequential transfer request followed by a number of sequential transfers, and the predetermined criteria applied by the arbitration control unit is such that upon issuance of a non-sequential transfer request from one of said master logic units, the slave interface mechanism will defer routing that non-sequential transfer request to the slave logic unit until any burst transfer request already being handled by that slave logic unit has been completed, as specified in an independent claim 1. It is noted that the closest prior art of record, Rabe shows a method of overcoming the deadlock condition in which a PCI bus master wants to write to a device on the ISA bus while an ISA bus master has gained access to the ISA bus to read from main memory by letting an ISA bus master complete the read operation first. However, Rabe fails to suggest handling a non-sequential transfer request followed by a number of sequential transfers as required by the claimed invention.

Page 4

Conclusion

- The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
 - US Patent (5544332) to Chen discloses method for preventing deadlock in a multibus computer system

Art Unit: 2662

- US Patent (5943483) to Solomon discloses controlling access to a bus in a data processing system
- 6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hong Cho whose telephone number is 571-272-3087. The examiner can normally be reached on Mon-Fri during 7 am to 4 pm.

 If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ricky Ngo can be reached on 571-272-3139. The fax phone number for the organization where this application or proceeding is assigned is 571-273-3088.

 Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Hong Cho Patent Examiner 12-01-2004

PRIMARY EXAMINER

Application/Control Number: 09/845,329

Art Unit: 2662

Page 6